« A Method of Variable Dataflow Analysis for a Vectorizing Compiler | Main | Compiling Algorithms and Techniques for the S-810 Vector Processor »

A Register Allocation Method for Array Processors with Multiple Pipelines

Kanada, Y. and Yasumura, M. 27th National Conference, 7P-2, Information Processing Society of Japan, 1983 (in Japanese).

[ 日本語のページ ]
[ Paper PDF file ]

Keywords: Vectorization, Programming language processor, Supercomputing, Supercompiler, Vector register allocation

Post a comment


This page contains a single entry from the blog posted on October 1, 1983 12:00 AM.

Many more can be found on the main index page or by looking through the archives.

(C) Copyright 2007 by Yasusi Kanada
Powered by
Movable Type 3.36